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Abstract
For a new generation of 2-D neutron detectors devel-
oped in the framework of the EU NMI3 project DETNI
[1], the 128-channel frontend chip n-XYTER has been
designed. To facilitate the reconstruction of single neu-
tron incidence points, the chip has to provide a spatial
coordinate (represented by the channel number), as well
as time stamp and amplitude information to match the
data of x- and y-coordinates. While the random nature
of the input signals calls for self-triggered operation of
the chip, on-chip derandomisation and sparsication is re-
quired to exploit the enormous rate capability of these de-






). The chosen architecture im-
plements a preamplier driving two shapers with dierent
time constants per channel. The faster shaper drives a
single-pulse discriminator with subsequent time-walk com-
pensation. The output of this circuit is used to latch a
14-bit time stamp with a  2 ns resolution and to enable a
peak detector circuit fed by the slower shaper branch. The
analogue output of the peak detector as well as the time
stamp are stored in a 4-stage FIFO for derandomisation.
The readout of these FIFOs is accomplished by a token-ring
based multiplexer working at 32MHz, which accounts for
further derandomisation, sparsication and dynamic band-
width distribution. The chip was submitted for manufac-
turing in AMS's C35B4M3 0.35µm CMOS technology in
June 2006.
I. Neutron Physics' Experiments
High energy physics usually relies on accelerators as
particle sources. These machines also provide a suitable
time reference (the so-called bunch clock) which is used to
disentangle the signals resulting from dierent particle col-
lisions. Thus position reconstruction can be easily realised
by deriving a coincidence period from the accelerator's tim-
ing.
In contrast, neutron physics' experiments, as sketched
in g. 1, use (at least on the time scale of interest) con-
tinuous sources like nuclear reactors. In turn the appear-
ance of scattered neutrons is Poissonian distributed and
not related to any external signal. As a consequence, the
synchronous readout of such a detector with an external
clock would require an enormous readout bandwidth. Al-
ternatively a self-triggered system can be employed, which
would allow for derandomisation and sparsication already











Figure 1: Strongly simplied layout of a typical neutron scat-
tering experiment. The chopper wheel is used for energy deter-
mination, based on a slow (µs) TOF measurement.
II. The DETNI Detectors
Targeted for the next generation of neutron sources, in
the framework of the EU FP-6 NMI3 project DETNI a new
generation of neutron detectors for imaging and time-of-
ight applications is being developed. In particular these
detectors are:
 Gd-Si-MSD, a double-sided Silicon-Microstrip detec-
tor with a solid
157
Gadolinium converter.
 CASCADE, a gaseous detector using multiple GEM
1
foils coated with a
10
Boron converter.
 Gd/CsI MSGC, a hybrid MSGC employing a solid
157
Gadolinium converter.
Any of these detectors is characterised by a high number
of readout channels per coordinate (up to 640  640 for
the Si-MSD) and a very high event rate, unprecedented in
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Figure 2: Block schematic of the n-XYTER 1.0 chip. The top part shows one of the 128 channels.
Figure 3: Layout of the 8:0mm 8:8mm n-XYTER 1.0 chip.
III. The n-XYTER 1.0 Chip
To read out the CASCADE and Si-MSD detectors
with event rates up to 100MHz at a 10% dead time
loss, the n-XYTER
2
1.0 chip has been developed. It in-
tegrates 128 channels. To cope with the high-rate sta-
tistical input signals, the front-end part of the chip uses
an asynchronous, data-driven architecture, which relies on
time stamp latching triggered by a time-walk compensated
discriminator. The back-end part of the chip is clock-
synchronous and accomplishes the derandomisation, spar-
sication and bandwidth-distribution tasks to limit the
dead-time loss. A simplied schematic is shown in g. 2.
After a front-end only test chip
3
, the full-scale 128 channel
n-XYTER 1.0 chip has been submitted in June 2006. The
chosen process, AMS C35B4M3 (0.35µm) CMOS, includes
linear polysilicon capacitors, 4 metal layers, a thick, low
impedance top metal layer and MIMCAPs
4
. The latter two
features have been extensively used for power supply lter-
ing, implemented via low-impedance connections and local
blocking capacitors. The layout of the 8:0mm  8:8mm
chip is shown in g. 3. The following description will fol-
low the chip's signal path:
A. Front End
A charge sensitive preamplier, constructed around a
folded cascode circuit forms the input stage. For its su-
perior noise performance, an NMOS input transistor has
been chosen. Unlike conventional readout chips, the signal
path is split into two branches after the preamplier:
 A fast CR RC shaper, driving the timing-critical
path performing the time measurement.
 A slow CR  (RC)
2
shaper driving the more noise-
critical measurement of the deposited energy.
While the fast branch relies on a single-ended topology for
the shaper, the slow branch implements a fully dierential
second shaper stage. This allows the selection of the cor-
rect signal polarity for the subsequent peak detector and
hold circuit for either polarity of the input signal. The
schematic of the front-end is shown in g. 4, while gs. 5,
2
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DETNI FE10, submitted in 2005 [3]
4
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6 and tab. 1 detail the performance of this circuit, which
had been previously submitted on the DETNI FE10 chip
[3].
ADJUSTABLE
Figure 4: Schematic of the front-end, including the FAST and
SLOW shaper branches.
Figure 5: Measured pulse shape of the front-end (from the
DETNI FE10 chip [3]). a) FAST channel b) SLOW channel
Figure 6: Measured noise performance of the two branches of
the front-end, measured on the DETNI FE10 chip [3].
Table 1: Performance of n-XYTER 1.0's front-end. The mea-
surements were performed with the DETNI FE10 test chip [3].












18.5 ns (measured) 139 ns (measured)
(1 : : : 99%) 20.8 ns (simulated) 138 ns (simulated)
a
Measured with 30 pF input capacitance
B. Discriminator and Time-Walk Compensa-
tion
To correlate the signals on the x- and y-plane of a de-
tector by means of a time stamp, a discriminator has to
detect these signals without any dependency on the sig-
nal amplitude. The standard approach to accomplish this
is the use of a constant-fraction discriminator, which uses
a delay line to generate a bipolar pulse. However, delay
lines are not available in CMOS technology and a dierent
solution has been chosen [4]: As shown in gure 7, a sin-
gle pulse discriminator is followed by a voltage controlled
delay circuit, which is used to compensate the time walk.
With this circuit a reduction of the comparator's time de-
pendency to less than 2ns has been achieved, as shown in
g. 8. Further results from this circuit are shown in gs.
9 and 10.
The output of the time walk compensation circuit is
not only used to latch a 14bit timestamp, but also to arm
the peak detector and hold circuit connected to the slow
channel.
Figure 7: Schematic of the discriminator and time walk com-









C. Peak-Detector and Hold Circuit
To detect and hold the peak amplitude of the slow chan-
nel, the classical peak detector and hold circuit proposed
in [5] was adopted. It is depicted in g 11.
D. Channel FIFO
The slow timing of the peak detector and hold circuit
( 150 ns peaking time) permits the synchronisation of the
front-end's data with the 32MHz readout clock already at
this stage, without any possibility to introduce additional
dead time. The channel FIFO features four stages of ana-
logue and 14-bit wide digital memory. It is used to buer
the data until the channel is granted the multiplexer bus
536
0123456789
for a readout cycle.
Figure 8: Measured time walk after the discriminator and time
walk compensation circuits: The timing error is reduced to
 2 ns (results from the DETNI FE10 test chip [3]).
Figure 9: Measured trigger eÆciency for dierent input charges
(results from the DETNI FE10 test chip [3]).
E. Multiplexer
The readout multiplexer is actually implemented as a
bus, featuring a token-ring based arbitration schema. It
is depicted in g. 12. This way the readout bandwidth is
equally distributed among all channels in case of satura-
tion, while a single channel can still exploit the complete
bandwidth, if there are no concurrent requests. Besides
the analogue amplitude information and the time stamp,
each channel also transmits its ID to provide a spatial co-
ordinate.
The token is injected into the token ring on the rising
edge of the 32MHz readout clock and latched on the falling
edge by the token cell of the rst non-empty channel. This
channel is granted the readout bus for the next clock cycle,
while the token is passed on to the next non-empty channel
on the next rising edge of the clock. The token manager
itself works like a token cell, driven by the logical AND of
all channels' empty signals, i.e it will only latch the token,
if there is no readout data available.
Figure 10: Trigger rate with no signal applied to the input (mea-














Figure 11: Block schematic of the peak-detector and hold cir-
cuit.
Looking at this scenario, the worst case is to have data
only in the last channel. Then the token has to pass 127
channels in half a clock cycle, which is not possible for
higher temperatures and/or slower corners of the manu-
facturing process. To overcome this, a token bypass is
activated for a group of 16 channels if these are empty,
which shorts the token's delay by a factor of 16. In the
worst case, the token now has to pass 7 bypasses and 15
token cells to reach the last channel, which ensures the




While the analogue data is driven o-chip via a dieren-
tial buer synchronous to the 32MHz readout clock, time
stamp, channel number and other digital data are multi-
plexed to 128MHz and driven o-chip via 8 LVDS lines.
While the front end parts of the chip have been tested
on the DETNI FE10 [3] chip, the channel FIFO and read-
out multiplexer have been evaluated together as an FPGA
implementation before the components were implemented




























Figure 12: Simplied block schematic showing the readout
structure of the n-XYTER 1.0 chip. The token cell is part
of each channel's readout cotroller (ROC).
F. Time-Stamp Generator
The time stamp is derived from a 256MHz clock fed
to the chip. A delayed copy of this clock is generated via
an adjustable delay line. A logic OR of these two clocks
results in a 512MHz signal used as the time stamp's LSB,
xing the time resolution to  2 ns. The 13 MSBs are the
Gray-encoded output of a counter, derived from the origi-
nal 256MHz clock. A global reset signal zeroes this counter
and empties all channel FIFOs.
G. Slow Control and Monitoring
A standard I
2
C-interface provides access to the con-
trol and monitoring functions of the n-XYTER 1.0 chip.
It controls the DACs to set e.g. the bias currents of the
analogue stages and the discriminator threshold. The lat-
ter features circuitry for correction on a per-channel basis
to account for interchannel variations. Furthermore, a so-
phisticated test signal generator featuring programmable
amplitudes channel masks and injection points has been
included. As an additional feature, counters for latched
and rejected events allow an experimental evaluation of
the system's eÆciency.
IV. Summary
For the new generation of neutron detectors of the EU
NMI3 project DETNI [1] a 128 channel readout chip has
been developed. It was submitted for manufacturing in
June 2006. Its architecture has been taylored to t the
statistical nature and rate of the signals expected from fu-
ture neutron sources. Thus each channel's charge sensitive
preamplier drives two shapers:
1. A fast one facilitating a time measurement via a
time-walk compensated discriminator latching a time
stamp.
2. A slow one for energy measurement via a peak detec-
tor and hold circuit.
The further signal path includes a 4-stage FIFO per chan-
nel for derandomisation and a token-ring based readout
multiplexer for sparsication and dynamic bandwidth dis-
tribution. While the front-end was was tested on the
DETNI FE10 [3] test chip, the back-end signal path was
successfully tested with Monte Carlo data on an FPGA
prior to the ASIC implementation.
Due to the unique properties of this architecture
an implementation with a lower number of channels
(MSGCROC), targeted for applications with even higher
rates, has been developed.
The future plans, besides the test of n-XYTER 1.0, in-
clude also radiation hard versions of the n-XYTER, in-
tended for future heavy ion experiments.
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